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Abstract—The paper presents simulation study of thin ferro-
electrics (Si doped HfO2, PZT) PGP FDSOI NCFETs at circuit
level for high performance, low VDD low-power digital circuits.
The baseline PGP FDSOI MOSFET has 20 nm metal gate
length with supply voltage varying from 0.5 V to 0.9 V. The
circuits studied were 3-stage CMOS ring oscillator, NAND-2
and NOR-2 gates at a frequency of 20 GHz. The paper shows
that HfO2 FDSOI NCFET based NAND-2 gates can provide
significant reduction in average power consumption, which was
∼66% that of baseline FDSOI MOSFET based NAND-2 gates for
comparable performance. For the same performance, the average
power consumption for PZT FDSOI NCFET based NAND-2 gate
was∼86% that of baseline FDSOI MOSFET based NAND-2 gate.
The power-delay product of HfO2 FDSOI NCFET based gates
was found to be ∼24% lower than baseline FDSOI MOSFET
based gates and that of PZT FDSOI NCFET based gates was
found to be ∼21% less than that of baseline FDSOI MOSFET
based gates. The performance of HfO2 FDSOI NCFET based
gates with increased fan-in and fan-out was also found to be
superior to PZT FDSOI NCFET based gates and baseline FDSOI
MOSFET based gates.
Index Terms—Performance, PGP FDSOI MOSFET, Power-
Delay Product, Thin HfO2 NCFET, Thin PZT NCFET
I. INTRODUCTION
AS the technology continues to scale down, the use of fer-roelectrics in MOSFETs to provide negative capacitance
(NC) effect holds significance in achieving sub-60 mV/decade
subthreshold swing (SS) [1]. The benefits of using NCFETs for
low-power operation have been highlighted in several studies
for different ferroelectrics, viz., PZT [2]–[6], BTO [2] and
doped HfO2 (Si, Zr, Y, Gd, La) [7]–[10]. The ferroelectrics of
greatest interest are PZT and doped HfO2 (Si, Zr). The use of
doped HfO2 as a ferroelectric in NCFETs is attractive not only
because it is compatibile with existing fabrication techniques,
but also for its high switching speed [11]. Henceforth, Si
doped HfO2 used as ferroelectric in this work is referred
to as HfO2. Recent studies have also reported fabrication of
NCFETs using standard gate-last process [12], [13]. Although
several studies have been reported on these ferroelectrics, to
the best of our knowledge, a comprehensive study of HfO2
FDSOI NCFETs and PZT FDSOI NCFETs at the gate level
for 20 nm gate length has not been reported. In this paper, a
detailed study of performance and average power consumption
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of FDSOI NCFETs with a thin layer of HfO2 or PZT in the
gate stack is reported for logic circuits. The baseline FDSOI
MOSFET based gates are operated at low VDD to save power.
But, this causes performance degradation. The solution to
this problem is using FDSOI NCFETs at low VDD for logic
gates which achieve high performance at low average power
consumption. The FDSOI NCFETs have been used to build
3-stage CMOS ring oscillators and 2-input universal gates,
namely, NAND and NOR. A comparison has been drawn with
the performance of the same circuits made using baseline
FDSOI MOSFETs. Further, Power-Delay Product (PDP) of
FDSOI NCFET based gates has been evaluated and compared
with that of FDSOI MOSFET based gates. The damping effect
of the ferroelectrics is ignored in this work for prediction of
best device performances [14], [15].
This paper is organized as follows. In Section II the device
details are given, Section III covers evaluation of FDSOI
NCFET based logic gates, Section IV compares the perfor-
mance of HfO2 FDSOI NCFET based gates with PZT FDSOI
NCFET based gates followed by conclusion in Section V.
II. DEVICE DETAILS
FDSOI MOSFETs with Partial Ground Planes (PGPs) were
used as baseline devices as PGPs are known to improve Drain
Induced Barrier Lowering (DIBL) behaviour as explained in
subsequent subsection B. The structure of baseline FDSOI
MOSFET is shown in Fig. 1(a). The devices had a metal
gate length of 20 nm and a HKMG gate stack with an EOT
of 0.9 nm. The silicon layer that forms the channel was 5
nm thick and was intrinsically doped (∼1015 cm−3). The
BOX was 10 nm thick. The source and drain regions were
degenerately doped with a doping concentration of ∼1020
cm−3. The PGPs were heavily doped (∼1020 cm−3) regions
located 6 nm from the source/channel and drain/channel
junctions and had the same dimensions as in [16]. FDSOI
NCFETs studied in this paper had a Metal-Ferroelectric-Metal-
Insulator-Semiconductor (MFMIS) structure, as shown in Fig.
1(b). The internal metal layer in the MFMIS structure helps
in providing a uniform electric field to the underlying baseline
device, ignoring charge trapping or detrapping [17], [18].
A. Baseline device
To realize the baseline device, a structure as proposed in
[19] was first simulated at 20 nm gate length in Silvaco
ATLAS TCAD [20]. The mobility models used were Lombardi
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Fig. 1. (a) Schematic of PGP FDSOI MOSFET (baseline MOSFET). The
metal gate length is 20 nm. HKMG is used as gate stack with an EOT of 0.9
nm. (b) Schematic of PGP FDSOI NCFET with ferroelectric in gate stack.
For baseline FDSOI MOSFET, VGS,TOP =VGS,BL.
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Fig. 2. ID-VDS characteristics of baseline (a) FDSOI n-MOSFETs and, (b)
FDSOI p-MOSFETs, with increasing VGS,BL. |VBS |=1 V.
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Fig. 3. Reduction of DIBL in (a) FDSOI n-MOSFETs (from 178 mV/V to
156 mV/V), and (b) FDSOI p-MOSFETs (from 333 mV/V to 288 mV/V),
with PGPs. |VBS | = 1 V.
mobility model and high field mobility model. Fermi-Dirac
statistics, Auger and Shockley-Read-Hall recombination mod-
els were also invoked. Since the silicon thickness was 6 nm,
quantum confinement effect was also considered. The BOX
thickness was 25 nm as proposed in [19]. After calibration
with [19], the thicknesses of the silicon layer and BOX were
reduced to 5 nm and 10 nm respectively and PGPs were
introduced as per [16]. A constant reverse bias of |1 V| was
applied to achieve better front gate control [21]. The threshold
voltage was determined based on the constant current method,
at a drain current of 100 µA/µm. The threshold voltage of
baseline FDSOI n-MOSFET was 0.5 V and that of baseline
FDSOI p-MOSFET was -0.5 V. The output characteristics of
the baseline FDSOI n-MOSFET and FDSOI p-MOSFET are
shown in Fig. 2.
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Fig. 4. ID-VGS characteristics of FDSOI (a) n-NCFETs and, (b) p-NCFETs,
at |VDS | of 0.5 V, with varying TFE of HfO2. The subthreshold swing (SS)
improvement can be clearly seen in FDSOI NCFETs. FDSOI n-NCFET with
TFE=10 nm has SS=70 mV/decade. FDSOI p-NCFET with TFE=10 nm has
SS=68 mV/decade. |VBS |=1 V.
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Fig. 5. ID-VGS characteristics of FDSOI (a) n-NCFETs and, (b) p-NCFETs,
at |VDS | of 0.5 V, with varying TFE of PZT. The SS improvement can
be clearly seen in FDSOI NCFETs. FDSOI n-NCFET with TFE=20 nm
has SS=75 mV/decade. FDSOI p-NCFET with TFE=20 nm has SS=73
mV/decade. |VBS |=1 V.
B. Role of PGPs
PGPs have been reported to cause a reduction in DIBL as
they help in keeping the gate-induced field high in the silicon
layer of an SOI MOSFET [16], [22], [23]. Fig. 3(a) shows
∼12.35% reduction in DIBL (from 178 mV/V to 156 mV/V)
achieved after incorporation of PGPs in baseline FDSOI n-
MOSFETs. Fig. 3(b) shows ∼13.5% reduction in DIBL from
333 mV/V to 288 mV/V, due to PGPs in baseline FDSOI p-
MOSFETs. The effect of PGPs in FDSOI n-NCFETs was also
analysed and it was found that the reduction in DIBL in FDSOI
n-NCFETs was ∼33% (from 35.3 mV/V to 23.5 mV/V). The
PGPs can be self-aligned with the gate as described in [22],
[24], [25].
C. Realization of PGP FDSOI NCFET
The 2-D electrostatics obtained from TCAD were solved
self consistently with Landau-Khalatnikov equation in MAT-
LAB to simulate a PGP FDSOI NCFET [5]. The Landau
coefficients of HfO2 (α = -3.9e10 cm/F, β = 1.0e20 cm5/F/C2,
γ = -2.65e28 cm9/F/C4) were obtained from [7] and those
of PZT (α = -13.5e9 cm/F, β = 3.05e18 cm5/F/C2, γ = -
2.11e25 cm9/F/C4) were obtained from [5]. FDSOI NCFETs
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Fig. 6. ID-VDS characteristics of FDSOI (a) n-NCFETs and, (b) p-NCFETs,
with increasing VGS,TOP , for TFE=10 nm of HfO2. |VBS |=1 V.
0.0 0.2 0.4 0.6 0.8
0.0
0.2
0.4
0.6
0.8
1.0
1.2
Increasing V
GS,TOP
T
FE
 = 20 nm
 
 
D
r
a
i n
 c
u
r
r
e
n
t ,
 I
D
 (
m
A
/ 
m
)
Drain-to-source voltage, V
DS
 (V)
V
BS
 = -1.0 VL
G
 = 20 nm,
(a)
-0.8 -0.6 -0.4 -0.2 0.0
0.0
0.2
0.4
0.6
0.8
1.0
 
 
Increasing V
GS,TOP
D
r
a
i n
 c
u
r
r
e
n
t ,
 I
D
 (
m
A
/ 
m
)
Drain-to-source voltage, V
DS
 (V)
 
 
L
G
 = 20 nm
V
BS
 = 1.0 V
T
FE
 = 20 nm
(b)
Fig. 7. ID-VDS characteristics of FDSOI (a) n-NCFETs and, (b) p-NCFETs,
with increasing VGS,TOP , for TFE=20 nm of PZT. |VBS |=1 V.
used in our study with HfO2 had a ferroelectric thickness
(TFE) of 10 nm. Even though a TFE of 20 nm for HfO2 did
not show hysteresis in DC simulations, as shown in Fig. 4,
hysteresis was observed at the circuit level for this TFE . This
is consistent with the behaviour reported in [26]. Similarly, as
shown in Fig. 5, FDSOI NCFETs with a TFE of 30 nm for
PZT did not show hysteresis in DC simulations. But hysteretic
behaviour was observed for this value of TFE of PZT at the
circuit level. Using constant current method, at a drain current
of 100 µA/µm, the threshold voltage of HfO2 FDSOI NCFETs
(TFE=10 nm) was 0.34 V (n-type) and -0.3 V (p-type).
Similarly, the threshold voltage of PZT FDSOI NCFETs (TFE
= 20 nm) was 0.43 V (n-type) and -0.42 V (p-type). The output
characteristics of HfO2 FDSOI NCFETs (TFE = 10 nm) are
shown in Fig. 6 and the output characteristics of PZT FDSOI
NCFETs (TFE = 20 nm) are shown in Fig. 7. The negative
DIBL behaviour at high VGS,TOP in FDSOI p-NCFET is
smaller than in FDSOI n-NCFET and is consistent with the
observation and explanation provided in [15]. The increased
thickness of PZT in comparison to HfO2 is consistent with our
reported study based on α, β, γ coefficients which showed that
HfO2 ferroelectric is expected to give greater non-hysteretic
gain in comparison to PZT for given TFE [27].
III. EVALUATION OF LOGIC GATES USING NCFETS
Two of the most popular ferroelectrics, HfO2 and PZT have
been used to study FDSOI NCFETs for digital circuits. The
circuits studied were 3-stage CMOS ring oscillator, NAND-
2 with fan-out of 1 and NOR-2 with fan-out of 1 [28]. The
circuits were simulated in Synopsys HSPICE using a look-
up table approach [29]. The circuits with FDSOI NCFETs
were studied at a supply voltage (VDD) of 0.5 V which
is also the threshold voltage of baseline FDSOI MOSFETs.
Further, the comparison of FDSOI NCFETs with baseline
FDSOI MOSFETs was also drawn at VDD ranging from 0.5 V
to 0.9 V. The propagation delay, τp was based on the charge-
current relationship [30].
Fig. 8. Schematic of NAND-2 gate followed by an inverter showing the
intrinsic and external capacitances of NAND-2 which have been considered
to evaluate the performance of the gate.
Fig. 9. Schematic of NOR-2 gate followed by an inverter showing the intrinsic
and external capacitances of NOR-2 which have been considered to evaluate
the performance of the gate.
In this study, the p-type devices were not scaled and in
case of both baseline FDSOI MOSFETs and FDSOI NCFETs,
the n-type and p-type devices had the same dimensions. The
load capacitance (Cload) at the output of each inverter in the
ring oscillator was taken as the sum of output capacitance
of the previous stage and the input capacitance of the next
stage. To obtain gate delay, a model assumption was made
that the intrinsic capacitance, Cint, of the logic gate scales
with the gate capacitance of the device (CG), i.e., Cint ' CG.
The external capacitance (Cext) in case of the baseline device
was taken as the input capacitance of the inverter that loads
the gate, which is, Cext = CGS,n + CGS,p + CGD,n(1-AV ) +
CGD,p(1-AV ), as shown in Figs. 8 and 9. A similar expression
was dervied for the case of FDSOI NCFETs taking the
ferroelectric capacitance, CFE into account. The capacitances
CGS,n, CGS,p, CGD,n and CGD,p for the baseline device were
obtained from TCAD and CFE was calculated as CFE ≈
1/(2αTFE) as outlined in [31]. Here, AV is the gain of the
inverter (=-1). For case of both baseline FDSOI MOSFETs and
FDSOI NCFETs based gates, Cext is approximately equal to
CG. For logic gate, Cload = CG + Cext. The input capacitance
of the gate (Cin) was 2CG. Therefore, for a fan-out of 1,
Cload/Cin ' 1, is verified. The capacitance C1 = CDB + CSB
4TABLE I
PERFORMANCE OF 3-STAGE RING OSCILLATORS, |VBS |=1 V.
VDD (V) fosc,BL (GHz) fosc,PZT (GHz) fosc,HfO2 (GHz)
0.5 21 53 67
0.6 46 84 101
0.7 73 113 126
0.8 99 140 151
0.9 120 162 171
+ CGD(1-AV ). Miller effect was considered in our analysis.
Worst-case input patterns were considered for obtaining gate
delays. For NAND-2 gate, the worst case input pattern was
taken as A=1, B=0→1 for τp,HL and A=1, B=1→0 for τp,LH .
Similarly, for NOR-2, the worst case input pattern for τp,HL
was taken as A=0→1, B=0 and A=1→0, B=0 for τp,LH .
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Fig. 10. Performance of 3-stage ring oscillator using (a) HfO2 FDSOI
NCFETs (fosc=67 GHz), (b) PZT FDSOI NCFETs (fosc=53 GHz) and, (c)
baseline FDSOI MOSFETs (fosc=21 GHz). VDD is 0.5 V, |VBS |=1 V.
The results obtained for frequency of oscillation (fosc) of
ring oscillators are shown in Table I. For baseline FDSOI
MOSFET based ring oscillator, fosc at VDD of 0.5 V was
21 GHz while HfO2 FDSOI NCFET based ring oscillator had
fosc of 67 GHz at the same VDD, as shown in Fig. 10. PZT
FDSOI NCFET based ring oscillator had fosc of 53 GHz which
was greater than in case of the baseline device based ring
oscillator but less than that of HfO2 FDSOI NCFET based ring
oscillator. For analyzing the performance and average power
consumption of the logic gates, the input signal frequency was
varied from 5 KHz to 20 GHz, which is consistent with results
in Table I.
The results obtained for performance and average power
consumption for NAND-2 gates with fan-out of 1 are shown
in Tabel II at different VDD. It can be clearly seen that
for comparable performance at 20 GHz of baseline FDSOI
MOSFET based NAND-2 gate (VDD = 0.7 V), PZT FDSOI
NCFET based NAND-2 gate (VDD = 0.6 V) and HfO2 FDSOI
NCFET based NAND-2 gate (VDD = 0.5 V), the average
power consumption is least in HfO2 FDSOI NCFET based
NAND-2 gate. For HfO2 FDSOI NCFET based NAND-2
gate, the average power consumption was ∼66% and for PZT
FDSOI NCFET based NAND-2 gate it was ∼86% that of
baseline FDSOI MOSFET based NAND-2 gate. This holds
true for other VDD values also as shown in Table II. This
finding is consistent with the analysis reported in [32]. Figure
11 shows the variation of propagation delay and average power
consumption of NAND-2 gate for all cases at different VDD.
TABLE II
PROPAGATION DELAY AND AVERAGE POWER CONSUMPTION FOR
NAND-2 GATES USING FDSOI NCFETS AND BASELINE DEVICES. THE
SIGNAL FREQUENCY IS 20 GHZ, |VBS |=1 V.
VDD τp,BL τp,PZT τp,HfO2 Pavg,BL Pavg,PZT Pavg,HfO2
(V) (ps) ps (ps) (µW) (µW) (µW)
0.5 7.05 3 2.45 8.86 10.75 11.74
0.6 3.3 1.97 1.75 13 15.38 16.82
0.7 2.15 1.54 1.46 17.69 20.8 22.65
0.8 1.67 1.33 1.28 23 26.98 29.32
0.9 1.41 1.18 1.17 29 33.99 37.06
f = 20 GHz
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Fig. 11. Propagation delay and average power consumption comparison at
different VDD for HfO2 FDSOI NCFET based NAND-2 gate, PZT FDSOI
NCFET based NAND-2 gate and FDSOI MOSFET based NAND-2 gate. Fan-
out is 1, |VBS |=1 V.
TABLE III
PROPAGATION DELAY AND AVERAGE POWER CONSUMPTION FOR NOR-2
GATES USING FDSOI NCFETS AND BASELINE DEVICES. THE SIGNAL
FREQUENCY IS 20 GHZ, |VBS |=1 V.
VDD τp,BL τp,PZT τp,HfO2 Pavg,BL Pavg,PZT Pavg,HfO2
(V) (ps) ps (ps) (µW) (µW) (µW)
0.5 - 3.55 2.96 - 10.68 11.63
0.6 3.8 2.3 2.08 13 15.18 16.52
0.7 2.5 1.77 1.68 17.7 20.46 22.27
0.8 1.9 1.5 1.46 23 26.47 28.8
0.9 1.6 1.33 1.32 29 33.26 36.24
NOR-2, Fan-out=1, f = 20 GHz
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Fig. 12. Propagation delay and average power consumption comparison at
different VDD for HfO2 FDSOI NCFET based NOR-2 gate, PZT FDSOI
NCFET based NOR-2 gate and FDSOI MOSFET based NOR-2 gate. The
baseline FDSOI MOSFET based NOR-2 gate failed to function at 20 GHz at
a VDD of 0.5 V. Fan-out is 1, |VBS |=1 V.Table III shows the results obtained for performance and
average power consumption for NOR-2 gates. The baseline
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Fig. 13. Power-delay product of HfO2 FDSOI NCFET based NAND-2 gates
and FDSOI MOSFET based NAND-2 gates with fan-out of 1 at 20 GHz,
when the gates have comparable performance for minimum sized transistors.
The underlined numbers represent VDD values. |VBS |=1 V.
FDSOI MOSFET based NOR-2 gates could not be operated
beyond 10 GHz at a VDD of 0.5 V. At comparable perfor-
mance of ∼2 ps at 20 GHz, the average power consumption
of HfO2 FDSOI NCFET based NOR-2 gate was ∼72% and
for PZT FDSOI NCFET based NOR-2 gate it was ∼88%
that of baseline FDSOI MOSFET based NOR-2 gate. The
improved performance with reduced power consumption for
HfO2 FDSOI NCFETs based NOR-2 gate is shown in Fig.
12.
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A. Power-Delay Product
Power-Delay Product (PDP) is an important metric for
digital circuits and gives an estimate of the amount of energy
consumed in an operation. The reduction in PDP of FDSOI
NCFETs based NAND-2 gates over those with FDSOI MOS-
FET based NAND-2 gates is shown in Figs. 13 and 14 for
HfO2 and PZT ferroelectrics, respectively, at signal frequency
of 20 GHz. For a comparable propagation delay of ∼2 ps,
HfO2 FDSOI NCFET based NAND-2 gates had a PDP of ∼29
µW.ps (VDD = 0.5 V), PZT FDSOI NCFET based NAND-
2 gates had a PDP of ∼30.3 µW.ps (VDD = 0.6 V) while
baseline FDSOI MOSFET based NAND-2 gates had a PDP
of ∼38 µW.ps (VDD = 0.7 V).
The PDP results for HfO2 FDSOI NCFET based NOR-2
gate are shown in Fig. 15 and for PZT FDSOI NCFET based
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NOR-2 gate the results are shown in Fig. 16. The PDP in
case of baseline FDSOI MOSFET based NOR-2 gates for a
propagation delay of ∼2 ps at 20 GHz, was nearly ∼43 µW.ps
at VDD of 0.8 V. For the same delay, the PDP of PZT FDSOI
NCFET based NOR-2 gate was ∼36 µW.ps at a VDD of 0.7
V and PDP for HfO2 FDSOI NCFET based NOR-2 gate was
∼34.3 µW.ps at a VDD of 0.6 V. The PDP results clearly
highlight the significance of the thin (∼10 nm) layer of HfO2
ferroelectric in FDSOI NCFETs for digital circuit design. The
analysis shows that thin layers of ferroelectrics in FDSOI
NCFETs help in the improvement of device performance for
digital circuit applications.
B. Effect of fan-in and fan-out
The effect of increased fan-in and fan-out of logic gates on
performance and average power consumption was also studied.
Due to increased current driving capability of FDSOI NCFET
devices, the performance of FDSOI NCFET based gates was
found to be better with increased fan-in and fan-out. The fan-
in was increased from 2 to 4 and 8 with a fan-out of 1. When
fan-in was increased to 4 for NAND gates, at a VDD of
0.5 V, HfO2 and PZT FDSOI NCFET based NAND gates
could be operated till 20 GHz. But, the FDSOI MOSFET
based NAND-4 gate could not be operated beyond 5 GHz
at the same operating voltage. Fig. 17 shows the comparison
of performance and average power consumption for NAND-4
6gates at different VDD values. Further, HfO2 FDSOI NCFET
based NAND gates continued to have superior performance
when fan-in was increased to 8. While at a VDD of 0.5 V, the
baseline FDSOI MOSFET based NAND-8 gates could not be
operated beyond 1 GHz, the HfO2 and PZT FDSOI NCFET
based NAND-8 gates could operate till 10 GHz. Similar results
were obtained when fan-in of NOR gates was increased to 4
and 8. The results for NOR-4 gates are shown in Fig. 18.
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Fig. 17. Propagation delay and average power consumption comparison at
different VDD for HfO2 FDSOI NCFET based NAND-4 gate, PZT FDSOI
NCFET based NAND-4 gate and FDSOI MOSFET based NAND-4 gate. The
baseline FDSOI MOSFET based NAND-4 gate failed to function at 20 GHz
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Fig. 18. Propagation delay and average power consumption comparison at
different VDD for HfO2 FDSOI NCFET based NOR-4 gate, PZT FDSOI
NCFET based NOR-4 gate and FDSOI MOSFET based NOR-4 gate. The
FDSOI NCFET based NOR-4 gates failed to function at 20 GHz at a VDD
of 0.5 V. The baseline FDSOI MOSFET based NOR-4 gate failed to function
at 20 GHz VDD of 0.5 V and 0.6 V. Fan-out is 1, |VBS |=1 V.
TABLE IV
PROPAGATION DELAY AND AVERAGE POWER CONSUMPTION FOR
NAND-2 GATES USING HFO2 FDSOI NCFETS FOR DIFFERENT TFE .
THE SIGNAL FREQUENCY IS 20 GHZ, |VBS |=1 V.
VDD τp τp τp τp Pavg Pavg Pavg Pavg
(BL) (HfO2) (HfO2) (HfO2) (BL) (HfO2) (HfO2) (HfO2)
(5 nm) (10 nm) (15 nm) (5 nm) (10 nm) (15 nm)
(V) (ps) (ps) (ps) (ps) (µW) (µW) (µW) (µW)
0.5 7.05 3.85 2.45 1.8 8.86 10.24 11.74 13.86
0.6 3.3 2.31 1.75 1.46 13 14.63 16.82 19.69
0.7 2.15 1.75 1.46 1.27 17.69 19.82 22.65 26.56
0.8 1.67 1.44 1.28 1.18 23 25.72 29.32 34.38
0.9 1.41 1.27 1.17 1.13 29 32.1 37.06 40.1
The fan-out of NAND-2 and NOR-2 gates was increased
to 2 and performance and average power consumption of the
NAND-2, Fan-out=2, f = 20 GHz
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different VDD for HfO2 FDSOI NCFET based NAND-2 gate, PZT FDSOI
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Fig. 20. Propagation delay and average power consumption comparison at
different VDD for HfO2 FDSOI NCFET based NOR-2 gate, PZT FDSOI
NCFET based NOR-2 gate and FDSOI MOSFET based NOR-2 gate, each
with fan-out of 2. The baseline FDSOI MOSFET based NOR-2 gate with
fan-out of 2 failed to function at 20 GHz at VDD of 0.5 V and 0.6 V. The
PZT FDSOI NCFET based NOR-2 gate with fan-out of 2 failed to function
at 20 GHz at VDD of 0.5 V. |VBS |=1 V.
gates were analyzed as shown in Figs. 19 and 20. While at a
VDD of 0.5 V, HfO2 and PZT FDSOI NCFET based NAND-
2 gates driving 2 inverters could be operated till 20 GHz,
the baseline FDSOI MOSFET based NAND-2 gate driving
2 CMOS inverters could not be operated beyond 10 GHz.
Similarly, when NOR-2 gates driving 2 inverters using baseline
FDSOI MOSFETs were operated at 0.5 V of VDD, they could
not function beyond 5 GHz. On the other hand PZT FDSOI
NCFET based NOR-2 gates with fan-out of 2 could not operate
beyond 10 GHz while HfO2 FDSOI NCFET based NOR-2
gates with fan-out of 2 could be operated till 20 GHz at a
VDD of 0.5 V.
C. Effect of change in TFE
The influence of change in TFE on improvement in delay
and reduction in average power can be instructive from device
design and device fabrication point of view. Table IV shows
the performance of NAND-2 gates with fan-out of 1 for
different TFE of HfO2. As TFE is increased, the delay
improves for a given VDD but the average power consumption
also increases. For the same delay of ∼1.4 ps, the average
power consumption in the baseline FDSOI MOSFET based
gate is ∼29 µW. It is reduced by ∼11% at TFE of 5 nm and
7by ∼32% at TFE of 15 nm. Similar results were obtained for
NOR-2 gates also.
IV. COMPARISON OF HFO2 NCFETS AND PZT NCFETS
As discussed in the preceding sections, HfO2 FDSOI
NCFET based circuits show better performance than PZT
FDSOI NCFET based circuits. This is despite the fact that
for FDSOI NCFETs used in our study, TFE of PZT (∼20
nm) was greater than TFE of HfO2 (∼10 nm). For NAND-2
gates with fan-out of 1, HfO2 FDSOI NCFET based NAND-2
gates are 18% faster than PZT FDSOI NCFET based NAND-2
gates at the same VDD of 0.5 V. Similar results were obtained
for NOR-2 gates also.
V. CONCLUSION
The paper shows the significance of thin (∼10 nm) HfO2
and (∼20 nm) PZT as ferroelectrics in the gate stack of
FDSOI NCFETs for high performance, low VDD low-power
digital circuits at 20 nm gate length. The study of HfO2
FDSOI NCFET based gates and PZT FDSOI NCFET based
gates shows that HfO2 as a ferroelectric is more promising
for high performance, low VDD low-power digital circuits.
Further, significant improvement is achieved in the power-
delay product by using HfO2 FDSOI NCFETs for logic gates.
The performance of HfO2 FDSOI NCFET based gates for
increased fan-in and fan-out was also found to be superior
to PZT FDSOI NCFET based gates and baseline FDSOI
MOSFET based gates. However, the study did not consider
the damping effect of ferroelectrics.
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